to follow, share, and participate in this community. Not a member? Join Now!
Hello, We are facing an issue that Cherry Trail Z8750 USB3.0 xhci root hub has USB3.0 flashes compatibility issue while Android 7.1 boots up. some of usb3.0 flashes 100% cannot be recognized while Android 7.1 boots u... Hi, I am trying to bring up my Broadwell-DE(D1507 stepping V2) and I already have coreboot.rom with u-boot payload. I need Grangevill FITC spi flash tool to generate 16MB image.bin. Is someone can tell me where I can... Hi, I'm working with firmware code and would like to confirm ACPI Timer Emulation configuration. Which document is relevant to check how to configure that MSR? Best Regards, Piotr Król Hello, I'm built the open sourced Purley MiniPlatform BIOS and I want to flash it onto the device. Can someone tell me where I can find the FITC tool for the platform?  - GitHub - tianocore/edk2-... Hi , I am trying to bring up a new Apollo Lake-based platform with a coreboot+SeaBIOS combination - it is very similar to the Leaf Hill CRB so I adapted my platform code using the Leaf Hill project as base. I s... Hello, I started to work on our new GPON embedded platform. HW is not available yet, but I want to be prepared. The board will have a Freescale's Layerscape processor LS2088 with 8 ARM64 cores. It will be conn... Intel Broadwell-DE GPIO have support legacy interrupt ? if not , how can we use it for interrupt source by external devices. Thanks. Hi Guys, Does anyone know what "PMC feature bits" is about? "PMC Feature enable bits." MISC_PMC_ENABLE.FUNC_DIS_RTC_SAVE_ENABLE value_list="DISABLE_FUNC_DIS_RTC_SAVE,,ENABLE_FUNC_DIS_RTC_SAVE"... According to release notes of Bay Trail Gold 004 and MR5 supported BCT version is 3.1.3, but on GitHub last available version seems to be 3.2.0. Where I can get 3.1.3 ? Also prepared packages are available onl... Hi all, I checked FSP released on GitHub almost 2 years ago and in Release Notes I see that it say: This Intel® Firmware Support Package (Intel® FSP) release is specifically targeted for 6 th Gener... Dear all, I have programmed APM controller in 8-series PCH to move to soft-off sleep state. But now it has been moved to Bus 0, Device 31 and Function 2.Below is the code for moving to soft-off sleep state upto X99 PC... Hello, I use for a industrial application a PC with Celeron J1900 - memory 4Go - SSD 128Go and BIOS Bay Trail. This PC is installed with Windows 10 and the insdustrial application use a data base. When the a... I'm trying to understand flash descriptor and read/write permissions that can be configured using master region. I'm using MinnowBoard Turbot B and trying to change flash descriptor so it will have any effect in my Li... we programmed the i210 iNVM with the “i210_Invm_SerdDesKX_NoAPM_v0.6.txt” Therfore we got the ID 157C we expected the ID 1536. What is the difference? We don’t find any tool to program the M... Hi Guys, I have a question regarding to display through DP during BIOS POST. I got a 720x1280 MIPI panel for a project and I'd like to make it as default display with my Apollo Lake board (N3350). I got a DP ... Hello, I wish to know what issues are fixed by the latest microcode dellivery from 08th of January as listed here: Download Linux* Processor Microcode Data File (Has it anything to do with Meltdown/Spectre issue ?)... Hi all, I'm reading through Bay Trail FSP release notes FSP/BayTrailFspReleaseNotes.pdf at BayTrail · IntelFsp/FSP · GitHub and see that it mention 2 documents that I cannot find: Secure Boot Readme - RE... Hello Does Intel or any other third party provide FSP's source files for Intel Atom 3800 series processors or else suggest any development kit to purchase based on the intel Atom E3815 processor and... Dear Sir, Where can we download Intel skylake serial io drivers for windows7 32bit ? We just find 64bit on vip. Best Regards, hi，friends， Recently, our equipment needs to be certified as FCC，so we need a fixed frequency tools to select channel. Intel gives us a solution，Implemented ...
Get a feed of this content