0 Replies Latest reply on Oct 10, 2011 3:34 PM by charlesgardiner

    PCI Express 'No Snoop Enable' and cacheable/non-cacheable regions

    Green Belt



      what would happen if a PCI Express packet is sent to memory with the "No Snoop" attribute set in the header but the target memory region is cacheable and indeed cached in at least one core.


      Is this calling for disaster or is "No Snoop" just a fast write back path without actually disabling cache coherency checks? (e.g. invalidate occurs parallel to memory write)