Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
Icon | Title | Posts | Recent Message Time Column |
---|---|---|---|
Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
| 95720 Posts | 05-18-2024 07:19 AM | |
FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
| 29021 Posts | 05-17-2024 04:50 PM | |
FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
| 27545 Posts | 05-18-2024 10:53 AM | |
Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
| 4983 Posts | 05-15-2024 11:45 PM | |
Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, FPGA AI Suite, Software Stack, and Reference Designs
| 2539 Posts | 05-13-2024 11:46 AM | |
Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
| 52836 Posts | 05-18-2024 01:55 PM | |
Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
| 2546 Posts | 05-16-2024 08:45 AM | |
Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
| 82847 Posts | 05-17-2024 04:56 AM | |
Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
| 3583 Posts | 05-17-2024 04:35 PM | |
Intel® FPGA Software Installation & Licensing
Installation and Licensing that’s includes Intel Quartus® Prime software, ModelSim* - Intel FPGA Edition software, Nios® II Embedded Design Suite on Windows or Linux operating systems.
| 5754 Posts | 05-13-2024 11:11 AM | |
FPGA Wiki
Welcome to the Intel FPGA Wiki
| 364 Posts | 11-03-2022 01:29 PM |
by XleraSolutions Beginner in Nios® V/II Embedded Design Suite (EDS) 05-18-2024 0 7 | 0 | 7 | ||
0 | 1 | |||
by lutzek New Contributor I in Programmable Devices 05-18-2024 0 4 | 0 | 4 | ||
by sgannava Beginner in Programmable Devices 05-18-2024 0 4 | 0 | 4 | ||
0 | 2 | |||
by corestar New Contributor I in FPGA Intellectual Property 05-17-2024 0 5 | 0 | 5 | ||
by JSYOO Beginner in Intel® High Level Design 05-17-2024 0 7 | 0 | 7 | ||
by ymiler Employee in FPGA, SoC, And CPLD Boards And Kits 05-17-2024 0 11 | 0 | 11 | ||
1 | 5 | |||
by TinyPenguin Beginner in FPGA Intellectual Property 05-17-2024 0 9 | 0 | 9 | ||
by Ran-GUO Novice in Programmable Devices 05-17-2024 0 0 | 0 | 0 | ||
by TN-Notebooks Beginner in Intel® Quartus® Prime Software 05-17-2024 0 17 | 0 | 17 | ||
by Paul83 Beginner in Nios® V/II Embedded Design Suite (EDS) 05-17-2024 0 5 | 0 | 5 | ||
by SERMASWATHIKA New Contributor I in FPGA Intellectual Property 05-17-2024 0 18 | 0 | 18 | ||
by anonimcs New Contributor II in Intel® Quartus® Prime Software 05-17-2024 0 7 | 0 | 7 |
Alt for EP1K50TI144-2N by Firaseng 05-13-2024 1 19 |
The quartus prime software quit unexpectedly(10M16SLY180) by tiandada 05-17-2024 0 17 |
Routing constraints in QPP by Pack_of_lone_wolves 05-16-2024 0 14 |
Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.